Inverter is recently formulated in literature which can eliminate a large number of lower order harmonics. Various methods for calculating the firing angles for SHE PWM are known and still research in this area is ongoing. This paper presents a MATLAB based approach for modeling and simulation method suitable for studying SHE methods using Newton Raphson Method with reduced switch topology to apply them in various applications. In this paper a cascaded 3-Phase, 7-Level, H-bridge Multilevel Inverter with reduced switches. The primary contribution of this paper is that the investigation of SHE with reduced switches for cascaded H bridge inverter. The proposed Model can generate stepped voltage waveform and can be programmed for a wide range of modulation indices.
I. INTRODUCTION
Recently Multilevel Inverters are widely used in many industrial applications, where the requirement is medium voltage and high power. Multilevel Inverter has been widely used for chemical, oil, and liquefied natural gas plants, water plants, marine propulsion, power generation, energy transmission, and power-quality devices, FACTS Devices [1] [2] [3] . Cascaded H-bridge converter topology is prominently used and particularly useful for renewable energy and DSTATCOM applications [4] [5] [6] . While in comparison with traditional two-level voltage source inverters, multilevel inverters have several advantages. The generalized problem for SHE is presented in various papers having nonlinear equations with advanced computing methods like genetic algorithm, particle swarm optimization, bee algorithm and bacterial foraging [8] , [9] . These papers primarily focus on the method of solving the nonlinear equations but not the exact formulation of SHE problem with MATLAB/Simulink. While this paper attempts to formulate the in depth MATLAB/Simulink based simulation of SHE problem with Newton Raphson iterative Method with reduced number of switches.
II.
SWITCH REDUCTION The number of power electronic switches in the single phase of suggested topology is given by k=m+3 (1) Where k is the number of switches, In the conventional cascaded multilevel inverter the number of power switches is given by k=2(m-1) (2) Fig. 3 compares the number of switches with the conventional cascaded multilevel inverter. As shown in this figure, the suggested topology needs fewer switches for realizing m level voltages for output. This point reduces the installation area and the number of the gate driver [11] . For example, to generate seven levels of output voltage (m=7), proposed topology needs 10 switches and conventional cascaded H-bridge multilevel inverter requires 12 switches. Fig. 1 shows final configuration of seven level multilevel inverter with reduced switch connected to the cascaded basic unit which reverse alternate waveform to get positive, zero and negative levels.
For 0 < t < (T/2), Sa, Sb are fired together and positive half of Vout is generated, for (T/2) < t < T, Sc, Sd are ON and negative half of output waveform is produced. It is obvious that period time of Vo is half of period time of Vout.. In suggested topology, the maximum number of output phase voltage is given by m=2n+1
(3) n, m are the number of DC voltage sources and the maximum number of levels of phase voltage, respectively. In the conventional cascaded multilevel inverter, the relation between the number of DC voltage source and the maximum number of levels of output phase voltage is similar to suggested topology. As a result, for the same number of output phase voltage, the number of DC voltage source is the same. Figure. 2 Output voltage waveform of 7-level multilevel Fig.1 . The input to the gate pulse of this H-Bridge is given through input S1-S4. According to this, stepped waveform is obtained at the output side as shown in Fig. 2 .. Although the simulation is carried out for 7-Level inverter the number of H-Bridge block can be added to increase the level as per formula given in (3) and number of switches required for suggested topology is as shown in Fig.3 . The results of this scheme are presented in section 4.
III. SELECTIVE HARMONIC ELIMINATION
The switching angles can be chosen to obtain minimum voltage harmonics. Normally, these angles are chosen so as to cancel the predominant lower frequency harmonics. The major difficulty for selective harmonic elimination methods, including the fundamental switching frequency method and the Virtual Stage PWM method, is to solve the transcendental equations for switching angles. To satisfy fundamental voltage and to eliminate 5th and 7th harmonics, three nonlinear equations are as follows. These equations are solved by iterative method such as the Newton-Raphson method suggested in [10] . The values of three firing angles are calculated as θ1 =0.2129(rad), θ2 = 0.2996(rad) and θ3 =0.4107(rad) through Newton Raphson Algorithm [10] .The H-Bridge blocks are connected in series to build a phase voltages for seven level multilevel inverter and three phases are build to form the entire three phase inverter. The corresponding firing angles are generated through constants as per the values of θ. The Fourier series expansion of the general multilevel stepped output voltage is given in (4), where n is the harmonic number of the output voltage of inverter. Where (4) Fig. 1 has been simulated using MATLAB/SIMULINK to verify the capabilities of mentioned inverter. Fig.4 shows the PWM generated for Fig. 6 . The corresponding harmonics order in Bar Graph and List is obtained in Fig.7 . These results are obtained through FFT Analysis from Power GUI Block. The results are shown for modulation index M = 0.8. The results obtained from simulation of MATLAB/Simulink shows that the harmonic THD contents are 12.5% for phase voltage and 9.45% in line voltage using SPWM modulator. The third, fifth and seventh harmonics are within 1% tolerance. 9 th harmonic shall be automatically cancelled and other higher order harmonics can be eliminated by conventional filter. While it is to be noted that the fundamental harmonic is preserved and selected order of harmonics are very small which strongly confirms the validity of proposed system. Also the results of three level, conventional seven level, seven level with reduced switch, five level with reduced switch is shown in Fig.8,Fig.9,Fig.10,Fig.11 respectively. V. CONCLUSION In this study, the preferred inverter has fewer switches as compared to a traditional cascaded multilevel inverter. But, the relation between the number of DC voltage source and the maximum number of levels of output phase voltage is similar to that of conventional cascaded multilevel inverter. This topology increases capability and reliability of the multilevel inverter circuitry. Due to switch reduction, losses across the switch get reduced. Compared with traditional two level inverter, total harmonic distortion of output voltage is decreased in the suggested multilevel inverter topology. The harmonic distortions present in the load current and voltage waveforms were observed and calculated through FFT analysis tool.The performance of recommended topology and its controller are to be simulated using MATLAB/SIMULINK software and results are presented with novel PWM technique which shows the ability of the reduced switch multilevel inverter. Further suggested topology can be extended to nine levels also.
IV. RESULTS AND DISCUSSIONS Configuration shown in

